RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2004-04-14 Ralf Corsepius <ralf_corsepius@rtems.org>

Browse Source 
PR 605/bsps
	* cpu.c: Remove further c++ style comments having been missed in
	previous patch. Remove printf's entirely.
This commit is contained in:
Ralf Corsepius
2004-04-14 12:02:06 +00:00
parent 6f2aebe171
commit 78d4816b49
2 changed files with 6 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
cpukit/score/cpu/mips/ChangeLog
View File

@@ -1,3 +1,9 @@
2004-04-14 Ralf Corsepius <ralf_corsepius@rtems.org>
PR 605/bsps
* cpu.c: Remove further c++ style comments having been missed in
previous patch. Remove printf's entirely.
2004-04-09 Joel Sherrill <joel@OARcorp.com>
PR 605/bsps

5
cpukit/score/cpu/mips/cpu.c
View File

@@ -99,8 +99,6 @@ uint32_t _CPU_ISR_Get_level( void )
mips_get_sr(sr);
/* printf("current sr=%08X, ",sr); */
#if __mips == 3
/* EXL bit and shift down hardware ints into bits 1 thru 6 */
sr = ((sr & SR_EXL) >> 1) | ((sr & 0xfc00) >> 9);
@@ -112,7 +110,6 @@ uint32_t _CPU_ISR_Get_level( void )
#else
#error "CPU ISR level: unknown MIPS level for SR handling"
#endif
/* printf("intlevel=%02X\n",sr); */
return sr;
}
@@ -159,10 +156,8 @@ void _CPU_ISR_Set_level( uint32_t new_level )
#elif __mips == 1
mips_set_sr( (sr & ~SR_IEC) );
srbits = sr & ~(0xfc00 | SR_IEC);
//printf("current sr=%08X, newlevel=%02X, srbits=%08X, ",sr,new_level,srbits);
sr = srbits | ((new_level==0)?0xfc01:( ((new_level<<9) & 0xfc00) | \
(new_level & SR_IEC)));
//printf("new sr=%08X\n",sr);
#else
#error "CPU ISR level: unknown MIPS level for SR handling"
#endif