RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2000-12-06 Joel Sherrill <joel@OARcorp.com>

Browse Source 
* rtems/score/cpu.h: When mips ISA level is 1, registers in the
	context should be 32 not 64 bits.
This commit is contained in:
Joel Sherrill
2000-12-06 15:32:40 +00:00
parent c3df4a6003
commit 5d7bfce333
4 changed files with 42 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
c/src/exec/score/cpu/mips/ChangeLog
View File

@@ -1,3 +1,8 @@
2000-12-06 Joel Sherrill <joel@OARcorp.com>
* rtems/score/cpu.h: When mips ISA level is 1, registers in the
context should be 32 not 64 bits.
2000-11-30 Joel Sherrill <joel@OARcorp.com>
* cpu_asm.S: Changed "_CPU_Ccontext_switch_restore: typo to

16
c/src/exec/score/cpu/mips/rtems/score/cpu.h
View File

@@ -360,6 +360,21 @@ extern void mips_fatal_error ( int error );
/* WARNING: If this structure is modified, the constants in cpu.h must be updated. */
typedef struct {
#if __mips == 1
unsigned32 s0;
unsigned32 s1;
unsigned32 s2;
unsigned32 s3;
unsigned32 s4;
unsigned32 s5;
unsigned32 s6;
unsigned32 s7;
unsigned32 sp;
unsigned32 fp;
unsigned32 ra;
unsigned32 c0_sr;
unsigned32 c0_epc;
#else
unsigned64 s0;
unsigned64 s1;
unsigned64 s2;
@@ -373,6 +388,7 @@ typedef struct {
unsigned64 ra;
unsigned64 c0_sr;
unsigned64 c0_epc;
#endif
} Context_Control;
/* WARNING: If this structure is modified, the constants in cpu.h must be updated. */