RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2001-10-12 Joel Sherrill <joel@OARcorp.com>

Browse Source 
* include/sh4_regs.h: Deleted and contents merged in score/cpu
	to avoid dependencies.
	* include/Makefile.am: Reflects above.
This commit is contained in:
Joel Sherrill
2001-10-12 17:48:02 +00:00
parent 7d953c2d08
commit 59e73f373c
3 changed files with 6 additions and 54 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
c/src/lib/libcpu/sh/sh7750/ChangeLog
View File

@@ -1,3 +1,9 @@
2001-10-12 Joel Sherrill <joel@OARcorp.com>
* include/sh4_regs.h: Deleted and contents merged in score/cpu
to avoid dependencies.
* include/Makefile.am: Reflects above.
2001-10-11 Alexandra Kossovsky <sasha@oktet.ru> 2001-10-11 Alexandra Kossovsky <sasha@oktet.ru>
* clock/Makefile.am, clock/ckinit.c, clock/.cvsignore, Makefile.am, * clock/Makefile.am, clock/ckinit.c, clock/.cvsignore, Makefile.am,

1
c/src/lib/libcpu/sh/sh7750/include/Makefile.am
View File

@@ -31,7 +31,6 @@ all-local: $(TMPINSTALL_FILES)
# They should either be installed or removed # They should either be installed or removed
EXTRA_DIST = \ EXTRA_DIST = \
ipl.h \ ipl.h \
sh4_regs.h \
sh4uart.h \ sh4uart.h \
sh7750_regs.h sh7750_regs.h

53
c/src/lib/libcpu/sh/sh7750/include/sh4_regs.h
View File

@@ -1,53 +0,0 @@
/*
* Bits on SH-4 registers.
* See SH-4 Programming manual for more details.
*
* Copyright (C) 2001 OKTET Ltd., St.-Petersburg, Russia
* Author: Alexandra Kossovsky <sasha@oktet.ru>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.OARcorp.com/rtems/license.html.
*
* @(#) $Id$
*/
#ifndef __SH4_REGS_H__
#define __SH4_REGS_H__
/* SR -- Status Register */
#define SH4_SR_MD 0x40000000 /* Priveleged mode */
#define SH4_SR_RB 0x20000000 /* General register bank specifier */
#define SH4_SR_BL 0x10000000 /* Exeption/interrupt masking bit */
#define SH4_SR_FD 0x00008000 /* FPU disable bit */
#define SH4_SR_M 0x00000200 /* For signed division:
divisor (module) is negative */
#define SH4_SR_Q 0x00000100 /* For signed division:
dividend (and quotient) is negative */
#define SH4_SR_IMASK 0x000000f0 /* Interrupt mask level */
#define SH4_SR_IMASK_S 4
#define SH4_SR_S 0x00000002 /* Saturation for MAC instruction:
if set, data in MACH/L register
is restricted to 48/32 bits
for MAC.W/L instructions */
#define SH4_SR_T 0x00000001 /* 1 if last condiyion was true */
#define SH4_SR_RESERV 0x8fff7d0d /* Reserved bits, read/write as 0 */
/* FPSCR -- FPU Starus/Control Register */
#define SH4_FPSCR_FR 0x00200000 /* FPU register bank specifier */
#define SH4_FPSCR_SZ 0x00100000 /* FMOV 64-bit transfer mode */
#define SH4_FPSCR_PR 0x00080000 /* Double-percision floating-point
operations flag */
/* SH4_FPSCR_SZ & SH4_FPSCR_PR != 1 */
#define SH4_FPSCR_DN 0x00040000 /* Treat denormalized number as zero */
#define SH4_FPSCR_CAUSE 0x0003f000 /* FPU exeption cause field */
#define SH4_FPSCR_CAUSE_S 12
#define SH4_FPSCR_ENABLE 0x00000f80 /* FPU exeption enable field */
#define SH4_FPSCR_ENABLE_s 7
#define SH4_FPSCR_FLAG 0x0000007d /* FPU exeption flag field */
#define SH4_FPSCR_FLAG_S 2
#define SH4_FPSCR_RM 0x00000001 /* Rounding mode:
1/0 -- round to zero/nearest */
#define SH4_FPSCR_RESERV 0xffd00000 /* Reserved bits, read/write as 0 */
#endif