RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2005-11-21 Till Straumann <strauman@slac.stanford.edu>

Browse Source 
* new-exceptions/cpu_asm.S: the book says a context
    synchronizing instruction (isync) is necessary after flipping
    certain bits (e.g, MSR_FP) in msr -- since this could happen as
    part of a context switch I added 'isync'.
This commit is contained in:
Till Straumann
2005-11-22 01:24:10 +00:00
parent 3a805b2513
commit 36c30fe2e7
2 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
c/src/lib/libcpu/powerpc/ChangeLog
View File

@@ -1,3 +1,10 @@
2005-11-21 Till Straumann <strauman@slac.stanford.edu>
* new-exceptions/cpu_asm.S: the book says a context
synchronizing instruction (isync) is necessary after flipping
certain bits (e.g, MSR_FP) in msr -- since this could happen as
part of a context switch I added 'isync'.
2005-11-07 Ralf Corsepius <ralf.corsepius@rtems.org> 2005-11-07 Ralf Corsepius <ralf.corsepius@rtems.org>
* mpc6xx/mmu/pte121.c: Eliminate unsigned32. * mpc6xx/mmu/pte121.c: Eliminate unsigned32.

2
c/src/lib/libcpu/powerpc/new-exceptions/cpu_asm.S
View File

@@ -352,6 +352,7 @@ PROC (_CPU_Context_switch):
mtcrf 255, r6 mtcrf 255, r6
mtlr r7 mtlr r7
mtmsr r8 mtmsr r8
isync
blr blr
@@ -375,6 +376,7 @@ PROC (_CPU_Context_restore):
mtcrf 255, r5 mtcrf 255, r5
mtlr r6 mtlr r6
mtmsr r7 mtmsr r7
isync
lwz r1, GP_1(r3) lwz r1, GP_1(r3)
lwz r2, GP_2(r3) lwz r2, GP_2(r3)
#if (PPC_USE_MULTIPLE == 1) #if (PPC_USE_MULTIPLE == 1)