RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>

Browse Source 
* rtems/score/powerpc.h: Remove PPC_USE_MULTIPLE (Unused).
This commit is contained in:
Ralf Corsepius
2005-02-13 10:23:37 +00:00
parent 5022a49fb0
commit 1d7bfa5058
2 changed files with 4 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
cpukit/score/cpu/powerpc/ChangeLog
View File

@@ -1,3 +1,7 @@
2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>
* rtems/score/powerpc.h: Remove PPC_USE_MULTIPLE (Unused).
2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org> 2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>
* rtems/score/powerpc.h: Remove PPC_D_CACHE, PPC_I_CACHE defines. * rtems/score/powerpc.h: Remove PPC_D_CACHE, PPC_I_CACHE defines.

14
cpukit/score/cpu/powerpc/rtems/score/powerpc.h
View File

@@ -74,7 +74,6 @@ extern "C" {
* + PPC_HAS_FPU - 1 * + PPC_HAS_FPU - 1
* + PPC_HAS_DOUBLE - 1 if PPC_HAS_FPU, * + PPC_HAS_DOUBLE - 1 if PPC_HAS_FPU,
* - 0 otherwise * - 0 otherwise
* + PPC_USE_MULTIPLE - 0
*/ */
/* /*
@@ -110,7 +109,6 @@ extern "C" {
#define PPC_ALIGNMENT 4 #define PPC_ALIGNMENT 4
#define PPC_CACHE_ALIGNMENT 16 #define PPC_CACHE_ALIGNMENT 16
#define PPC_HAS_RFCI 1 #define PPC_HAS_RFCI 1
#define PPC_USE_MULTIPLE 1
#define PPC_HAS_EXCEPTION_PREFIX 0 #define PPC_HAS_EXCEPTION_PREFIX 0
#define PPC_HAS_EVPR 1 #define PPC_HAS_EVPR 1
@@ -147,7 +145,6 @@ extern "C" {
#define CPU_MODEL_NAME "PowerPC 601" #define CPU_MODEL_NAME "PowerPC 601"
#define PPC_ALIGNMENT 8 #define PPC_ALIGNMENT 8
#define PPC_USE_MULTIPLE 1
#elif defined(ppc602) #elif defined(ppc602)
/* /*
@@ -200,7 +197,6 @@ extern "C" {
#define PPC_ALIGNMENT 4 #define PPC_ALIGNMENT 4
#define PPC_CACHE_ALIGNMENT 16 #define PPC_CACHE_ALIGNMENT 16
#define PPC_INTERRUPT_MAX 71 #define PPC_INTERRUPT_MAX 71
#define PPC_USE_MULTIPLE 1
#elif defined(mpc821) #elif defined(mpc821)
/* /*
@@ -243,7 +239,6 @@ extern "C" {
#define PPC_ALIGNMENT 4 #define PPC_ALIGNMENT 4
#define PPC_CACHE_ALIGNMENT 32 #define PPC_CACHE_ALIGNMENT 32
#define PPC_INTERRUPT_MAX 125 #define PPC_INTERRUPT_MAX 125
#define PPC_USE_MULTIPLE 1
#else #else
#error "Unsupported CPU Model" #error "Unsupported CPU Model"
@@ -392,15 +387,6 @@ extern "C" {
#define PPC_HAS_RFCI 0 #define PPC_HAS_RFCI 0
#endif #endif
/*
* Unless specified above, do not use the load/store multiple instructions
* in a context switch.
*/
#ifndef PPC_USE_MULTIPLE
#define PPC_USE_MULTIPLE 0
#endif
/* /*
* The following exceptions are not maskable, and are not * The following exceptions are not maskable, and are not
* necessarily predictable, so cannot be offered to RTEMS: * necessarily predictable, so cannot be offered to RTEMS: