RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

bsp/aarch64/raspberrypi: Fix the formatting for raspberrypi.h

Browse Source 
Change the formatting of the include/bsp/raspberrypi.h file to comply
with the RTEMS formatting guideline. No functional changes are made.
This commit is contained in:
Shaunak Datar
2025-06-19 23:32:57 +05:30
committed by Chris Johns
parent a0957ef636
commit 1c9e91d25b
1 changed files with 285 additions and 300 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
bsps/aarch64/raspberrypi/include/bsp/raspberrypi.h
View File

@@ -37,11 +37,9 @@
#ifndef LIBBSP_AARCH64_RASPBERRYPI_RASPBERRYPI_4_H
#define LIBBSP_AARCH64_RASPBERRYPI_RASPBERRYPI_4_H
#include <bsp/utility.h>
#include <bspopts.h>
#include <stdint.h>
#include <bsp/utility.h>
/**
* @defgroup raspberrypi_reg Register Definitions
@@ -61,7 +59,7 @@
#define BCM2711_REG( x ) ( *(volatile uintptr_t *) ( x ) )
#define BCM2711_BIT( n ) ( 1 << ( n ) )
#define BCM2835_REG(addr) (*(volatile uint32_t*)(addr))
#define BCM2835_REG( addr ) ( *(volatile uint32_t *) (uintptr_t) ( addr ) )
/** @} */
@@ -164,7 +162,6 @@
/** @} */
/** @} */
/**
@@ -337,8 +334,6 @@
/** @} */
/**
* @name Raspberry Pi 2 Interrupt Register Defines
*
@@ -354,7 +349,6 @@
#define BCM2711_CORE_TIMER_IRQ_CTRL( cpuidx ) \
( BCM2711_CORE0_TIMER_IRQ_CTRL_BASE + 0x4 * ( cpuidx ) )
/**
* @name Raspberry Pi 4 ARM_LOCAL registers
*
@@ -399,8 +393,6 @@
* @{
*/
#define BCM2711_MAILBOX_00_WRITE_SET_BASE 0x4C000080
#define BCM2711_MAILBOX_01_WRITE_SET_BASE 0x4C000084
#define BCM2711_MAILBOX_02_WRITE_SET_BASE 0x4C000088
@@ -435,7 +427,6 @@
#define BCM2711_MAILBOX_14_READ_CLEAR_BASE 0x4C0000F8
#define BCM2711_MAILBOX_15_READ_CLEAR_BASE 0x4C0000FC
/**
* @name Raspberry Pi 4 ARM_C FIQ and IRQ registers
*
@@ -489,8 +480,6 @@
#define BCM2711_ARMC_IRQ3_CLR_EN_1 ( BCM2711_ARMC_REGS_BASE + 0xE4 )
#define BCM2711_ARMC_IRQ3_CLR_EN_2 ( BCM2711_ARMC_REGS_BASE + 0xE8 )
#define BCM2711_ARMC_FIQ0_PENDING0 ( BCM2711_ARMC_REGS_BASE + 0x100 )
#define BCM2711_ARMC_FIQ0_PENDING1 ( BCM2711_ARMC_REGS_BASE + 0x104 )
#define BCM2711_ARMC_FIQ0_PENDING2 ( BCM2711_ARMC_REGS_BASE + 0x108 )
@@ -534,10 +523,6 @@
#define BCM2711_ARMC_SWIRQ_SET ( BCM2711_ARMC_REGS_BASE + 0x1F0 )
#define BCM2711_ARMC_SWIRQ_CLEAR ( BCM2711_ARMC_REGS_BASE + 0x1F4 )
/** @} */
#endif /* LIBBSP_ARM_RASPBERRYPI_RASPBERRYPI_H */