RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

arm/tlb: Fix the MP affinity check to invalidate ASIDs.

Browse Source 
- The TI's CortexA7 MP MPIDR register returns 0

Updates #3760
This commit is contained in:
Chris Johns
2019-08-12 13:58:31 +10:00
parent df25650502
commit 15b6f44deb
1 changed files with 9 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
bsps/arm/shared/cp15/arm-cp15-set-ttb-entries.c
View File

@@ -66,7 +66,15 @@ static uint32_t set_translation_table_entries(
for ( i = istart; i != iend; i = (i + 1U) & index_mask ) { for ( i = istart; i != iend; i = (i + 1U) & index_mask ) {
void *mva = (void *) (i << ARM_MMU_SECT_BASE_SHIFT); void *mva = (void *) (i << ARM_MMU_SECT_BASE_SHIFT);
#if defined(__ARM_ARCH_7A__) #if defined(__ARM_ARCH_7A__)
if ((arm_cp15_get_multiprocessor_affinity() & (1 << 30)) == 0) { /*
* Bit 31 needs to be 1 to indicate the register implements the
* Multiprocessing Extensions register format and the U (bit 30)
* is 0.
*/
#define MPIDR_MX_FMT (1 << 31)
#define MPIDR_UP (1 << 30)
const uint32_t mpidr = arm_cp15_get_multiprocessor_affinity();
if ((mpidr & (MPIDR_MX_FMT | MPIDR_UP)) == MPIDR_MX_FMT) {
arm_cp15_tlb_invalidate_entry_all_asids(mva); arm_cp15_tlb_invalidate_entry_all_asids(mva);
} }
else else