RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

arm/raspberrypi: Force VC mail box buffer to be synchronized through cache.

Browse Source 
This solution is quick fix until CPU_DATA_CACHE_ALIGNMENT is defined
and cache manager is checked on all Raspberry Pi variants.
This commit is contained in:
Pavel Pisa
2016-06-24 11:22:43 +02:00
parent 8dcb8837f3
commit 14de20f15b
1 changed files with 13 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
c/src/lib/libbsp/arm/raspberrypi/misc/vc.c
View File

@@ -34,6 +34,7 @@
static inline bool static inline bool
bcm2835_mailbox_buffer_suceeded(const bcm2835_mbox_buf_hdr *hdr) bcm2835_mailbox_buffer_suceeded(const bcm2835_mbox_buf_hdr *hdr)
{ {
RTEMS_COMPILER_MEMORY_BARRIER();
return (hdr->buf_code == BCM2835_MBOX_BUF_CODE_REQUEST_SUCCEED); return (hdr->buf_code == BCM2835_MBOX_BUF_CODE_REQUEST_SUCCEED);
} }
@@ -58,11 +59,22 @@ bcm2835_mailbox_buffer_flush_and_invalidate(void *buf, size_t size)
sctlr_val = arm_cp15_get_control(); sctlr_val = arm_cp15_get_control();
RTEMS_COMPILER_MEMORY_BARRIER();
arm_cp15_drain_write_buffer(); arm_cp15_drain_write_buffer();
if (sctlr_val & (ARM_CP15_CTRL_C | ARM_CP15_CTRL_M)) { if (sctlr_val & (ARM_CP15_CTRL_C | ARM_CP15_CTRL_M)) {
arm_cp15_drain_write_buffer(); #if 0
/*
These architecture independent RTEMS API functions should be
used there but CPU_DATA_CACHE_ALIGNMENT is not defined
for ARM architecture version used on RPi and functions
are dummy for now and do not provide required synchronization
*/
rtems_cache_flush_multiple_data_lines(buf, size); rtems_cache_flush_multiple_data_lines(buf, size);
rtems_cache_invalidate_multiple_data_lines(buf, size); rtems_cache_invalidate_multiple_data_lines(buf, size);
#else
/* Flush complete data cache */
arm_cp15_data_cache_clean_and_invalidate();
#endif
} }
} }