RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2009-07-10 Xi Yang <hiyangxi@gmail.com>

Browse Source 
* Makefile.am, pxa255/ffuart/ffuart.c, pxa255/include/pxa255.h,
	pxa255/pmc/pmc.c: Add PMC support.
This commit is contained in:
Joel Sherrill
2009-07-10 15:34:12 +00:00
parent 55b891e2fa
commit 142a9df16a
5 changed files with 134 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
c/src/lib/libcpu/arm/ChangeLog
View File

@@ -1,3 +1,8 @@
2009-07-10 Xi Yang <hiyangxi@gmail.com>
* Makefile.am, pxa255/ffuart/ffuart.c, pxa255/include/pxa255.h,
pxa255/pmc/pmc.c: Add PMC support.
2009-06-29 Xi Yang <hiyangxi@gmail.com>
* pxa255/ffuart/ffuart.c, pxa255/include/pxa255.h: Add Skyeye support.

7
c/src/lib/libcpu/arm/Makefile.am
View File

@@ -43,6 +43,13 @@ noinst_PROGRAMS += pxa255/ffuart.rel
pxa255_ffuart_rel_SOURCES = pxa255/ffuart/ffuart.c
pxa255_ffuart_rel_CPPFLAGS = $(AM_CPPFLAGS)
pxa255_ffuart_rel_LDFLAGS = $(RTEMS_RELLDFLAGS)
## pxa255/pmc
noinst_PROGRAMS += pxa255/pmc.rel
pxa255_pmc_rel_SOURCES = pxa255/pmc/pmc.c
pxa255_pmc_rel_CPPFLAGS = $(AM_CPPFLAGS)
pxa255_pmc_rel_LDFLAGS = $(RTEMS_RELLDFLAGS)
## pxa255/interrupt
include_HEADERS += pxa255/irq/irq.h
noinst_PROGRAMS += pxa255/irq.rel

1
c/src/lib/libcpu/arm/pxa255/ffuart/ffuart.c
View File

@@ -20,7 +20,6 @@
#include <libchip/sersupp.h>
volatile int dbg_dly;
void _start(void);
/* static function prototypes */
static int ffuart_first_open(int major, int minor, void *arg);

24
c/src/lib/libcpu/arm/pxa255/include/pxa255.h
View File

@@ -81,21 +81,29 @@ typedef unsigned int word_t;
#define XSCALE_CLOCKS_CCCR (*(volatile word_t *)(XSCALE_CLOCKS + 0x00))
/*Use ffuart port as the console*/
#define FFUART_BASE 0x40100000
/*Write to KSYEYE_MAGIC_ADDRESS makes SKYEYE to exits*/
/*Write to SKYEYE_MAGIC_ADDRESS to make SKYEYE exit*/
#define SKYEYE_MAGIC_ADDRESS (*(volatile word_t *)(0xb0000000))
#define SKYEYE_MAGIC_NUMBER (0xf0f0f0f0)
/*PMC*/
/*Clock counter overflow flag*/
#define CCOF (0x01<<10)
#define ENABLE_CC_INT (0x01<<6)
#define ENABLE_PMC_CC (0x01)
#define RESET_CC (0x01<<2)
#define PMC_PMNC 0
#define PMC_CCNT 1
#define PMC_INTEN 2
#define PMC_FLAG 3
#define PMC_EVTSEL 4
#define PMC_PMN0 5
#define PMC_PMN1 6
#define PMC_PMN2 7
#define PMC_PMN3 8
#define PMC_PMNC_E (0x01)
#define PMC_PMNC_PCR (0x01 << 1)
#define PMC_PMNC_CCR (0x01 << 2)
#define PMC_PMNC_CCD (0x01 << 3)
#define PMC_PMNC_PCD (0x01 << 4)
#endif

129
c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
View File

@@ -12,34 +12,117 @@
#include <bsp.h>
#include <pxa255.h>
unsigned int int_latency;
static void pmc_isr_on(const rtems_irq_connect_data *unused)
unsigned int xscale_read_pmc(int reg)
{
unsigned int operand;
/*clean CC*/
operand = 0x0;
asm volatile("mcr p14,0,%0,c1,c0,0 \n"::"r"(operand));
/*clean the Clock counter flag and enable the interrupt of CC*/
operand = 0x0|RESET_CCOF|ENABLE_CC_INT|RESET_CC|ENABLE_PMC_CC;
asm volatile("mcr p14,0,%0,c0,c0,0 \n"::"r"(operand));
/*Set to the 4kHZ*/
operand = (unsigned int)0xffffffff-(unsigned int)100000;
asm volatile("mcr p14,0,%0,c1,c0,0 \n"::"r"(operand));
unsigned int val = 0;
switch(reg){
case PMC_PMNC:
asm volatile("mrc p14,0,%0,c0,c1,0\n":"=r"(val):);
break;
case PMC_CCNT:
asm volatile("mrc p14,0,%0,c1,c1,0\n":"=r"(val):);
break;
case PMC_INTEN:
asm volatile("mrc p14,0,%0,c4,c1,0\n":"=r"(val):);
break;
case PMC_FLAG:
asm volatile("mrc p14,0,%0,c5,c1,0\n":"=r"(val):);
break;
case PMC_EVTSEL:
asm volatile("mrc p14,0,%0,c8,c1,0\n":"=r"(val):);
break;
case PMC_PMN0:
asm volatile("mrc p14,0,%0,c0,c2,0\n":"=r"(val):);
break;
case PMC_PMN1:
asm volatile("mrc p14,0,%0,c1,c2,0\n":"=r"(val):);
break;
case PMC_PMN2:
asm volatile("mrc p14,0,%0,c2,c2,0\n":"=r"(val):);
break;
case PMC_PMN3:
asm volatile("mrc p14,0,%0,c3,c2,0\n":"=r"(val):);
break;
default:
val = 0;
break;
}
return val;
}
static void pmc_isr_off(const rtems_irq_connect_data *unused)
void xscale_write_pmc(int reg, unsigned int val)
{
unsigned int operand;
operand = 0x0|RESET_CCOF;
asm volatile("mcr p14,0,%0,c0,c0,0 \n"::"r"(operand));
switch(reg){
case PMC_PMNC:
asm volatile("mcr p14,0,%0,c0,c1,0\n"::"r"(val));
break;
case PMC_CCNT:
asm volatile("mcr p14,0,%0,c1,c1,0\n"::"r"(val));
break;
case PMC_INTEN:
asm volatile("mcr p14,0,%0,c4,c1,0\n"::"r"(val));
break;
case PMC_FLAG:
asm volatile("mcr p14,0,%0,c5,c1,0\n"::"r"(val));
break;
case PMC_EVTSEL:
asm volatile("mcr p14,0,%0,c8,c1,0\n"::"r"(val));
break;
case PMC_PMN0:
asm volatile("mcr p14,0,%0,c0,c2,0\n"::"r"(val));
break;
case PMC_PMN1:
asm volatile("mcr p14,0,%0,c1,c2,0\n"::"r"(val));
break;
case PMC_PMN2:
asm volatile("mcr p14,0,%0,c2,c2,0\n"::"r"(val));
break;
case PMC_PMN3:
asm volatile("mcr p14,0,%0,c3,c2,0\n"::"r"(val));
break;
default:
break;
}
}
static int pmc_isr_is_on(const rtems_irq_connect_data *unused)
void xscale_pmc_enable_pmc(void)
{
unsigned int operand;
asm volatile("mrc p14,0,%0,c0,c0,0 \n":"=r"(operand):);
if((operand & ENABLE_PMC_CC ) && (operand & ENABLE_CC_INT))
return 1;
return 0;
unsigned int val;
val = xscale_read_pmc(PMC_PMNC);
val = (val | PMC_PMNC_E)&(~PMC_PMNC_PCD);
xscale_write_pmc(PMC_PMNC,val);
}
void xscale_pmc_disable_pmc(void)
{
unsigned int val;
val = xscale_read_pmc(PMC_PMNC);
val = val & (~PMC_PMNC_E);
xscale_write_pmc(PMC_PMNC,val);
}
void xscale_pmc_reset_pmc(void)
{
unsigned int val;
val = xscale_read_pmc(PMC_PMNC);
val = val | PMC_PMNC_PCR;
xscale_write_pmc(PMC_PMNC,val);
}
void xscale_pmc_reset_ccnt(void)
{
unsigned int val;
val = xscale_read_pmc(PMC_PMNC);
val = val | PMC_PMNC_CCR;
xscale_write_pmc(PMC_PMNC,val);
}
void xscale_pmc_setevent(int reg, unsigned char evt)
{
unsigned int val;
val = xscale_read_pmc(PMC_EVTSEL);
if((reg >= PMC_PMN0) && (reg <= PMC_PMN3)){
val &= ~(0xff<<(reg-PMC_PMN0)*8);
val |= evt << (reg-PMC_PMN0)*8;
xscale_write_pmc(PMC_EVTSEL,val);
}
}