RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

All of the Supplemental manuals are now generated as automatically

Browse Source 
as possible.
This commit is contained in:
Joel Sherrill
1998-10-19 21:46:32 +00:00
parent 2df2befc33
commit 03889c1a1e
22 changed files with 146 additions and 498 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
doc/supplements/sparc/memmodel.t
View File

@@ -6,20 +6,8 @@
@c $Id$
@c
@ifinfo
@node Memory Model, Memory Model Introduction, Calling Conventions User-Provided Routines, Top
@end ifinfo
@chapter Memory Model
@ifinfo
@menu
* Memory Model Introduction::
* Memory Model Flat Memory Model::
@end menu
@end ifinfo
@ifinfo
@node Memory Model Introduction, Memory Model Flat Memory Model, Memory Model, Memory Model
@end ifinfo
@section Introduction
A processor may support any combination of memory
@@ -31,9 +19,6 @@ memory of any kind. The appropriate memory model for RTEMS
provided by the targeted processor and related characteristics
of that model are described in this chapter.
@ifinfo
@node Memory Model Flat Memory Model, Interrupt Processing, Memory Model Introduction, Memory Model
@end ifinfo
@section Flat Memory Model
The SPARC architecture supports a flat 32-bit address