Imagelibrary/threadx
1
0
Fork 1
mirror of https://github.com/eclipse-threadx/threadx.git synced 2025-11-16 04:24:48 +00:00
Code Issues Packages Projects Releases Wiki Activity

Release 6.1.9

Browse Source
This commit is contained in:
Yuxin Zhou
2021-10-14 00:51:26 +00:00
parent 215df45d4b
commit 1af8404c54
1812 changed files with 60698 additions and 249862 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
ports/cortex_a5/ac5/inc/tx_port.h
View File

@@ -327,7 +327,7 @@ void tx_thread_vfp_disable(void);
#ifdef TX_THREAD_INIT
CHAR _tx_version_id[] =
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/AC5 Version 6.1.6 *";
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/AC5 Version 6.1.9 *";
#else
extern CHAR _tx_version_id[];
#endif

2
ports/cortex_a5/gnu/inc/tx_port.h
View File

@@ -316,7 +316,7 @@ void tx_thread_vfp_disable(void);
#ifdef TX_THREAD_INIT
CHAR _tx_version_id[] =
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/GNU Version 6.1.6 *";
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/GNU Version 6.1.9 *";
#else
extern CHAR _tx_version_id[];
#endif

7
ports/cortex_a5/gnu/src/tx_thread_context_restore.S
View File

@@ -60,7 +60,7 @@ IRQ_MODE = 0x92 @ Disable IRQ, IRQ mode
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_context_restore Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -93,6 +93,9 @@ IRQ_MODE = 0x92 @ Disable IRQ, IRQ mode
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_context_restore(VOID)
@@ -109,7 +112,7 @@ _tx_thread_context_restore:
CPSID i @ Disable IRQ interrupts
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR exit function to indicate an ISR is complete. */
@

11
ports/cortex_a5/gnu/src/tx_thread_context_save.S
View File

@@ -48,7 +48,7 @@
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_context_save Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +80,9 @@
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_context_save(VOID)
@@ -120,7 +123,7 @@ _tx_thread_context_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -160,7 +163,7 @@ __tx_thread_not_nested_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -184,7 +187,7 @@ __tx_thread_idle_system_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@

7
ports/cortex_a5/gnu/src/tx_thread_fiq_context_restore.S
View File

@@ -59,7 +59,7 @@ IRQ_MODE_BITS = 0x12 @ IRQ mode bits
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_fiq_context_restore Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +92,9 @@ IRQ_MODE_BITS = 0x12 @ IRQ mode bits
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_fiq_context_restore(VOID)
@@ -104,7 +107,7 @@ _tx_thread_fiq_context_restore:
@
CPSID if @ Disable IRQ and FIQ interrupts
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR exit function to indicate an ISR is complete. */
@

11
ports/cortex_a5/gnu/src/tx_thread_fiq_context_save.S
View File

@@ -47,7 +47,7 @@
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_fiq_context_save Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -79,6 +79,9 @@
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@ VOID _tx_thread_fiq_context_save(VOID)
@@ -116,7 +119,7 @@ _tx_thread_fiq_context_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -160,7 +163,7 @@ __tx_thread_fiq_not_nested_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -179,7 +182,7 @@ __tx_thread_fiq_idle_system_save:
@
@ /* Interrupt occurred in the scheduling loop. */
@
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@

7
ports/cortex_a5/gnu/src/tx_thread_schedule.S
View File

@@ -62,7 +62,7 @@ $_tx_thread_schedule:
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_schedule Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -96,6 +96,9 @@ $_tx_thread_schedule:
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_schedule(VOID)
@@ -160,7 +163,7 @@ __tx_thread_schedule_loop:
@ /* Switch to the thread's stack. */
@ sp = _tx_thread_execute_ptr -> tx_thread_stack_ptr;
@
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the thread entry function to indicate the thread is executing. */
@

7
ports/cortex_a5/gnu/src/tx_thread_system_return.S
View File

@@ -64,7 +64,7 @@ $_tx_thread_system_return:
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_system_return Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -97,6 +97,9 @@ $_tx_thread_system_return:
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_system_return(VOID)
@@ -135,7 +138,7 @@ _tx_skip_solicited_vfp_save:
CPSID i @ Disable IRQ interrupts
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the thread exit function to indicate the thread is no longer executing. */
@

11
ports/cortex_a5/gnu/src/tx_thread_vectored_context_save.S
View File

@@ -47,7 +47,7 @@
@/* FUNCTION RELEASE */
@/* */
@/* _tx_thread_vectored_context_save Cortex-A5/GNU */
@/* 6.1 */
@/* 6.1.9 */
@/* AUTHOR */
@/* */
@/* William E. Lamie, Microsoft Corporation */
@@ -79,6 +79,9 @@
@/* DATE NAME DESCRIPTION */
@/* */
@/* 09-30-2020 William E. Lamie Initial Version 6.1 */
@/* 10-15-2021 William E. Lamie Modified comment(s), added */
@/* execution profile support, */
@/* resulting in version 6.1.9 */
@/* */
@/**************************************************************************/
@VOID _tx_thread_vectored_context_save(VOID)
@@ -113,7 +116,7 @@ _tx_thread_vectored_context_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -149,7 +152,7 @@ __tx_thread_not_nested_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@
@@ -173,7 +176,7 @@ __tx_thread_idle_system_save:
@
MOV r10, #0 @ Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
@
@ /* Call the ISR enter function to indicate an ISR is executing. */
@

2
ports/cortex_a5/green/inc/tx_port.h
View File

@@ -395,7 +395,7 @@ void tx_thread_vfp_disable(void);
#ifdef TX_THREAD_INIT
CHAR _tx_version_id[] =
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/Green Hills Version 6.1.6 *";
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/Green Hills Version 6.1.9 *";
#else
extern CHAR _tx_version_id[];
#endif

7
ports/cortex_a5/green/src/tx_thread_context_restore.arm
View File

@@ -46,7 +46,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,6 +79,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_context_restore(VOID)
@@ -100,7 +103,7 @@ _tx_thread_context_restore:
#endif
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR exit function to indicate an ISR is complete. */

11
ports/cortex_a5/green/src/tx_thread_context_save.arm
View File

@@ -44,7 +44,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +76,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_context_save(VOID)
@@ -123,7 +126,7 @@ _tx_thread_context_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -163,7 +166,7 @@ __tx_thread_not_nested_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -187,7 +190,7 @@ __tx_thread_idle_system_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */

7
ports/cortex_a5/green/src/tx_thread_fiq_context_restore.arm
View File

@@ -47,7 +47,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +80,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_fiq_context_restore(VOID)
@@ -97,7 +100,7 @@ _tx_thread_fiq_context_restore:
CPSID if # Disable IRQ and FIQ interrupts
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR exit function to indicate an ISR is complete. */

11
ports/cortex_a5/green/src/tx_thread_fiq_context_save.arm
View File

@@ -38,7 +38,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -70,6 +70,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_fiq_context_save(VOID)
@@ -106,7 +109,7 @@ _tx_thread_fiq_context_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -150,7 +153,7 @@ __tx_thread_fiq_not_nested_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -169,7 +172,7 @@ __tx_thread_fiq_idle_system_save:
/* Interrupt occurred in the scheduling loop. */
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */

7
ports/cortex_a5/green/src/tx_thread_schedule.arm
View File

@@ -43,7 +43,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +77,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_schedule(VOID)
@@ -153,7 +156,7 @@ __tx_thread_schedule_loop:
LDR sp, [r0, 8] # Switch stack pointers
STR r3, [r2] # Setup time-slice
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the thread entry function to indicate the thread is executing. */

7
ports/cortex_a5/green/src/tx_thread_system_return.arm
View File

@@ -42,7 +42,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +75,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_system_return(VOID)
@@ -119,7 +122,7 @@ _tx_skip_solicited_vfp_save:
#endif
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the thread exit function to indicate the thread is no longer executing. */

11
ports/cortex_a5/green/src/tx_thread_vectored_context_save.arm
View File

@@ -44,7 +44,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save Cortex-A5/Green Hills */
/* 6.1 */
/* 6.1.9 */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +76,9 @@
/* DATE NAME DESCRIPTION */
/* */
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 10-15-2021 William E. Lamie Modified comment(s), added */
/* execution profile support, */
/* resulting in version 6.1.9 */
/* */
/**************************************************************************/
/* VOID _tx_thread_vectored_context_save(VOID)
@@ -116,7 +119,7 @@ _tx_thread_vectored_context_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -152,7 +155,7 @@ __tx_thread_not_nested_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */
@@ -176,7 +179,7 @@ __tx_thread_idle_system_save:
MOV r10, 0 # Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
/* Call the ISR enter function to indicate an ISR is executing. */

2
ports/cortex_a5/iar/inc/tx_port.h
View File

@@ -383,7 +383,7 @@ void tx_thread_vfp_disable(void);
#ifdef TX_THREAD_INIT
CHAR _tx_version_id[] =
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/IAR Version 6.1.6 *";
"Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-A5/IAR Version 6.1.9 *";
#else
#ifdef TX_MISRA_ENABLE
extern CHAR _tx_version_id[100];

7
ports/cortex_a5/iar/src/tx_thread_context_restore.s
View File

@@ -57,7 +57,7 @@ SVC_MODE_BITS DEFINE 0x13 ; SVC mode value
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_context_restore Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -90,6 +90,9 @@ SVC_MODE_BITS DEFINE 0x13 ; SVC mode value
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_context_restore(VOID)
@@ -105,7 +108,7 @@ _tx_thread_context_restore
ORR r0, r3, #DISABLE_INTS ; Build interrupt disable value
MSR CPSR_cxsf, r0 ; Lockout interrupts
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR exit function to indicate an ISR is complete. */
;

11
ports/cortex_a5/iar/src/tx_thread_context_save.s
View File

@@ -49,7 +49,7 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_context_save Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -81,6 +81,9 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_context_save(VOID)
@@ -124,7 +127,7 @@ _tx_thread_context_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -164,7 +167,7 @@ __tx_thread_not_nested_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -188,7 +191,7 @@ __tx_thread_idle_system_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;

7
ports/cortex_a5/iar/src/tx_thread_fiq_context_restore.s
View File

@@ -58,7 +58,7 @@ SVC_MODE_BITS DEFINE 0x13 ; SVC mode value
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_fiq_context_restore Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -91,6 +91,9 @@ SVC_MODE_BITS DEFINE 0x13 ; SVC mode value
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_fiq_context_restore(VOID)
@@ -106,7 +109,7 @@ _tx_thread_fiq_context_restore
ORR r0, r3, #DISABLE_INTS ; Build interrupt disable value
MSR CPSR_cxsf, r0 ; Lockout interrupts
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR exit function to indicate an ISR is complete. */
;

11
ports/cortex_a5/iar/src/tx_thread_fiq_context_save.s
View File

@@ -42,7 +42,7 @@
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_fiq_context_save Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +74,9 @@
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
; VOID _tx_thread_fiq_context_save(VOID)
@@ -112,7 +115,7 @@ _tx_thread_fiq_context_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -156,7 +159,7 @@ __tx_thread_fiq_not_nested_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -175,7 +178,7 @@ __tx_thread_fiq_idle_system_save
;
; /* Interrupt occurred in the scheduling loop. */
;
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;

7
ports/cortex_a5/iar/src/tx_thread_schedule.s
View File

@@ -49,7 +49,7 @@ ENABLE_INTS DEFINE 0x80 ; IRQ Interrupts enabled mask
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_schedule Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -83,6 +83,9 @@ ENABLE_INTS DEFINE 0x80 ; IRQ Interrupts enabled mask
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_schedule(VOID)
@@ -143,7 +146,7 @@ __tx_thread_schedule_loop
; /* Switch to the thread's stack. */
; sp = _tx_thread_execute_ptr -> tx_thread_stack_ptr;
;
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the thread entry function to indicate the thread is executing. */
;

7
ports/cortex_a5/iar/src/tx_thread_system_return.s
View File

@@ -48,7 +48,7 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_system_return Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -81,6 +81,9 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_system_return(VOID)
@@ -119,7 +122,7 @@ _tx_skip_solicited_vfp_save:
ORR r2, r1, #DISABLE_INTS ; Build disable interrupt CPSR
MSR CPSR_cxsf, r2 ; Disable interrupts
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the thread exit function to indicate the thread is no longer executing. */
;

11
ports/cortex_a5/iar/src/tx_thread_vectored_context_save.s
View File

@@ -47,7 +47,7 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* FUNCTION RELEASE */
;/* */
;/* _tx_thread_vectored_context_save Cortex-A5/IAR */
;/* 6.1 */
;/* 6.1.9 */
;/* AUTHOR */
;/* */
;/* William E. Lamie, Microsoft Corporation */
@@ -79,6 +79,9 @@ DISABLE_INTS DEFINE 0x80 ; IRQ interrupts disabled
;/* DATE NAME DESCRIPTION */
;/* */
;/* 09-30-2020 William E. Lamie Initial Version 6.1 */
;/* 10-15-2021 William E. Lamie Modified comment(s), added */
;/* execution profile support, */
;/* resulting in version 6.1.9 */
;/* */
;/**************************************************************************/
;VOID _tx_thread_vectored_context_save(VOID)
@@ -117,7 +120,7 @@ _tx_thread_vectored_context_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -153,7 +156,7 @@ __tx_thread_not_nested_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;
@@ -177,7 +180,7 @@ __tx_thread_idle_system_save
;
MOV r10, #0 ; Clear stack limit
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
;
; /* Call the ISR enter function to indicate an ISR is executing. */
;