mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-12-05 15:15:44 +00:00
114 lines
2.6 KiB
C
114 lines
2.6 KiB
C
/*
|
|
* Philps LPC22XX Interrupt handler
|
|
*
|
|
* Copyright (c) 2010 embedded brains GmbH.
|
|
*
|
|
* Copyright (c) 2006 by Ray<rayx.cn@gmail.com> to support LPC ARM
|
|
* The license and distribution terms for this file may be
|
|
* found in the file LICENSE in this distribution or at
|
|
* http://www.rtems.org/license/LICENSE.
|
|
*/
|
|
|
|
#include <rtems/score/armv4.h>
|
|
|
|
#include <bsp.h>
|
|
#include <bsp/irq.h>
|
|
#include <bsp/irq-generic.h>
|
|
|
|
#include <lpc22xx.h>
|
|
|
|
void bsp_interrupt_dispatch(void)
|
|
{
|
|
rtems_vector_number vector = 31 - __builtin_clz(VICIRQStatus);
|
|
|
|
bsp_interrupt_handler_dispatch(vector);
|
|
|
|
VICVectAddr = 0;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_get_attributes(
|
|
rtems_vector_number vector,
|
|
rtems_interrupt_attributes *attributes
|
|
)
|
|
{
|
|
return RTEMS_SUCCESSFUL;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_is_pending(
|
|
rtems_vector_number vector,
|
|
bool *pending
|
|
)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
bsp_interrupt_assert(pending != NULL);
|
|
*pending = false;
|
|
return RTEMS_UNSATISFIED;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_raise(rtems_vector_number vector)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
return RTEMS_UNSATISFIED;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_clear(rtems_vector_number vector)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
return RTEMS_UNSATISFIED;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_vector_is_enabled(
|
|
rtems_vector_number vector,
|
|
bool *enabled
|
|
)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
bsp_interrupt_assert(enabled != NULL);
|
|
*enabled = false;
|
|
return RTEMS_UNSATISFIED;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
VICIntEnable |= 1 << vector;
|
|
return RTEMS_SUCCESSFUL;
|
|
}
|
|
|
|
void bsp_interrupt_vector_disable(rtems_vector_number vector)
|
|
{
|
|
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
|
|
VICIntEnClr = 1 << vector;
|
|
}
|
|
|
|
rtems_status_code bsp_interrupt_facility_initialize(void)
|
|
{
|
|
volatile uint32_t *ctrl = (volatile uint32_t *) VICVectCntlBase;
|
|
size_t i = 0;
|
|
|
|
/* Disable all interrupts */
|
|
VICIntEnClr = 0xffffffff;
|
|
|
|
/* Use IRQ category */
|
|
VICIntSelect = 0;
|
|
|
|
/* Enable access in USER mode */
|
|
VICProtection = 0;
|
|
|
|
for (i = 0; i < 16; ++i) {
|
|
/* Disable vector mode */
|
|
ctrl [i] = 0;
|
|
|
|
/* Acknowledge interrupts for all priorities */
|
|
VICVectAddr = 0;
|
|
}
|
|
|
|
/* Acknowledge interrupts for all priorities */
|
|
VICVectAddr = 0;
|
|
|
|
/* Install the IRQ exception handler */
|
|
_CPU_ISR_install_vector(ARM_EXCEPTION_IRQ, _ARMV4_Exception_interrupt, NULL);
|
|
|
|
return RTEMS_SUCCESSFUL;
|
|
}
|