mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-11-16 12:34:45 +00:00
fab0dd11cb
This is minimized version of mainline patch arm/raspberrypi: move MMU in front of application image to respect variable memory size. plus correction which has been part of other mainline patches. This is end of series which allows 4.11 to boot on Raspberry Pi. Closes #2782 Closes #2783
76 lines
2.0 KiB
C
76 lines
2.0 KiB
C
/**
|
|
* @file
|
|
*
|
|
* @ingroup arm_start
|
|
*
|
|
* @brief Rasberry Pi startup code.
|
|
*/
|
|
|
|
/*
|
|
* Copyright (c) 2013. Hesham AL-Matary
|
|
* Copyright (c) 2013 by Alan Cudmore
|
|
* based on work by:
|
|
* Copyright (c) 2009
|
|
* embedded brains GmbH
|
|
* Obere Lagerstr. 30
|
|
* D-82178 Puchheim
|
|
* Germany
|
|
* <rtems@embedded-brains.de>
|
|
*
|
|
* The license and distribution terms for this file may be
|
|
* found in the file LICENSE in this distribution or at
|
|
* http://www.rtems.org/license/LICENSE
|
|
*/
|
|
|
|
#include <bspopts.h>
|
|
#include <bsp/start.h>
|
|
#include <bsp/raspberrypi.h>
|
|
#include <bsp/mm.h>
|
|
#include <libcpu/arm-cp15.h>
|
|
#include <bsp.h>
|
|
|
|
void BSP_START_TEXT_SECTION bsp_start_hook_0(void)
|
|
{
|
|
uint32_t sctlr_val;
|
|
|
|
sctlr_val = arm_cp15_get_control();
|
|
|
|
/*
|
|
* Current U-boot loader seems to start kernel image
|
|
* with I and D caches on and MMU enabled.
|
|
* If RTEMS application image finds that cache is on
|
|
* during startup then disable caches.
|
|
*/
|
|
if (sctlr_val & (ARM_CP15_CTRL_I | ARM_CP15_CTRL_C | ARM_CP15_CTRL_M)) {
|
|
if (sctlr_val & (ARM_CP15_CTRL_C | ARM_CP15_CTRL_M)) {
|
|
/*
|
|
* If the data cache is on then ensure that it is clean
|
|
* before switching off to be extra carefull.
|
|
*/
|
|
rtems_cache_flush_entire_data();
|
|
rtems_cache_invalidate_entire_data();
|
|
}
|
|
arm_cp15_flush_prefetch_buffer();
|
|
sctlr_val &= ~(ARM_CP15_CTRL_I | ARM_CP15_CTRL_C | ARM_CP15_CTRL_M | ARM_CP15_CTRL_A);
|
|
arm_cp15_set_control(sctlr_val);
|
|
}
|
|
rtems_cache_invalidate_entire_data();
|
|
rtems_cache_invalidate_entire_instruction();
|
|
arm_cp15_branch_predictor_invalidate_all();
|
|
arm_cp15_tlb_invalidate();
|
|
arm_cp15_flush_prefetch_buffer();
|
|
|
|
/* Clear Translation Table Base Control Register */
|
|
arm_cp15_set_translation_table_base_control_register(0);
|
|
|
|
/* Clear Secure or Non-secure Vector Base Address Register */
|
|
arm_cp15_set_vector_base_address(0);
|
|
}
|
|
|
|
void BSP_START_TEXT_SECTION bsp_start_hook_1(void)
|
|
{
|
|
bsp_start_copy_sections();
|
|
bsp_memory_management_initialize();
|
|
bsp_start_clear_bss();
|
|
}
|