On some targets or configurations, the data cache cannot be disabled. The data cache may be necessary to provide atomic operations. In SMP configurations, the data cache may be required to ensure data coherency. Close #5050.
