bsp/xilinx-zynq: Flush TX-Buffer before initializing uart

Closes #4055
Closes #4056
This commit is contained in:
Jan Sommer
2020-08-20 09:18:06 +02:00
committed by Chris Johns
parent 7661402bc2
commit 61ccb9c05d

View File

@@ -122,6 +122,8 @@ void zynq_uart_initialize(rtems_termios_device_context *base)
uint32_t brgr = 0x3e; uint32_t brgr = 0x3e;
uint32_t bauddiv = 0x6; uint32_t bauddiv = 0x6;
zynq_uart_reset_tx_flush(ctx);
zynq_cal_baud_rate(ZYNQ_UART_DEFAULT_BAUD, &brgr, &bauddiv, regs->mode); zynq_cal_baud_rate(ZYNQ_UART_DEFAULT_BAUD, &brgr, &bauddiv, regs->mode);
regs->control &= ~(ZYNQ_UART_CONTROL_RXEN | ZYNQ_UART_CONTROL_TXEN); regs->control &= ~(ZYNQ_UART_CONTROL_RXEN | ZYNQ_UART_CONTROL_TXEN);