Imagelibrary/rtems
1
0
Fork 1
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2025-12-05 15:15:44 +00:00
Code Issues Packages Projects Releases Wiki Activity

bsps/riscv: bsp_interrupt_vector_is_enabled()

Browse Source 
Implement this function.
This commit is contained in:
Sebastian Huber
2022-11-08 15:06:49 +01:00
parent 9c80a88694
commit 16c352de2f
1 changed files with 47 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

49
bsps/riscv/riscv/irq/irq.c
View File

@@ -338,8 +338,53 @@ rtems_status_code bsp_interrupt_vector_is_enabled(
{ {
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector)); bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
bsp_interrupt_assert(enabled != NULL); bsp_interrupt_assert(enabled != NULL);
*enabled = false;
return RTEMS_UNSATISFIED; if (RISCV_INTERRUPT_VECTOR_IS_EXTERNAL(vector)) {
uint32_t interrupt_index;
uint32_t group;
uint32_t bit;
Per_CPU_Control *cpu;
#ifdef RTEMS_SMP
uint32_t cpu_max;
uint32_t cpu_index;
#endif
interrupt_index = RISCV_INTERRUPT_VECTOR_EXTERNAL_TO_INDEX(vector);
group = interrupt_index / 32;
bit = UINT32_C(1) << (interrupt_index % 32);
#ifdef RTEMS_SMP
cpu_max = _SMP_Get_processor_maximum();
for (cpu_index = 0; cpu_index < cpu_max; ++cpu_index) {
volatile uint32_t *enable;
cpu = _Per_CPU_Get_by_index(cpu_index);
enable = cpu->cpu_per_cpu.plic_m_ie;
if (enable != NULL && (enable[group] & bit) != 0) {
*enabled = true;
return RTEMS_SUCCESSFUL;
}
}
*enabled = false;
#else
cpu = _Per_CPU_Get_by_index(0);
*enabled = (cpu->cpu_per_cpu.plic_m_ie[group] & bit) != 0;
#endif
return RTEMS_SUCCESSFUL;
}
if (vector == RISCV_INTERRUPT_VECTOR_TIMER) {
*enabled = (read_csr(mie) & MIP_MTIP) != 0;
return RTEMS_SUCCESSFUL;
}
_Assert(vector == RISCV_INTERRUPT_VECTOR_SOFTWARE);
*enabled = (read_csr(mie) & MIP_MSIP) != 0;
return RTEMS_SUCCESSFUL;
} }
rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector) rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)