Imagelibrary/rt-thread
1
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2026-02-05 05:23:46 +00:00
Code Issues Packages Projects Releases Wiki Activity

[dm][clk] refactoring the CLK framework

Browse Source 
The old CLK is can't link all hardware clock cell in system that the
API of layout such as 'set_parent' can't work as expected.

Some hareware clock cell need some flags to prevent some dangerous behaviors, eg:
When a clock cell is link to the PMU, the SoC will power-down if the cell is
disable.

The new CLK can do it, and make the CLK drivers implemented easier from
TRM/DataSheet.

Signed-off-by: GuEe-GUI <2991707448@qq.com>
This commit is contained in:
GuEe-GUI
2025-12-09 17:32:26 +08:00
committed by R b b666
parent a036ddcb34
commit 335a1242b0
4 changed files with 1862 additions and 690 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
components/drivers/clk/SConscript
View File

@@ -1,7 +1,6 @@
from building import *
group = []
objs = []
if not GetDepend(['RT_USING_CLK']):
Return('group')
@@ -15,12 +14,7 @@ src = ['clk.c']
if GetDepend(['RT_USING_OFW']):
src += ['clk-fixed-rate.c']
group = DefineGroup('DeviceDrivers', src, depend = [''], CPPPATH = CPPPATH)
for d in list:
path = os.path.join(cwd, d)
if os.path.isfile(os.path.join(path, 'SConscript')):
objs = objs + SConscript(os.path.join(d, 'SConscript'))
objs = objs + group
Return('objs')
Return('group')

84
components/drivers/clk/clk-fixed-rate.c
View File

@@ -6,65 +6,71 @@
* Change Logs:
* Date Author Notes
* 2022-11-26 GuEe-GUI first version
* 2024-05-01 GuEe-GUI update for new clk
*/
#include <rtthread.h>
#include <rtdevice.h>
#include <drivers/platform.h>
static rt_err_t fixed_clk_ofw_init(struct rt_platform_device *pdev, struct rt_clk_fixed_rate *clk_fixed)
struct clk_fixed
{
rt_err_t err = RT_EOK;
rt_uint32_t rate, accuracy;
struct rt_ofw_node *np = pdev->parent.ofw_node;
const char *clk_name = np->name;
struct rt_clk_node parent;
if (!rt_ofw_prop_read_u32(np, "clock-frequency", &rate))
{
rt_ofw_prop_read_u32(np, "clock-accuracy", &accuracy);
rt_ofw_prop_read_string(np, "clock-output-names", &clk_name);
struct rt_clk_fixed_rate fcell;
struct rt_clk_cell *cells[1];
};
clk_fixed->clk.name = clk_name;
clk_fixed->clk.rate = rate;
clk_fixed->clk.min_rate = rate;
clk_fixed->clk.max_rate = rate;
clk_fixed->fixed_rate = rate;
clk_fixed->fixed_accuracy = accuracy;
static rt_ubase_t fixed_clk_recalc_rate(struct rt_clk_cell *cell, rt_ubase_t parent_rate)
{
struct rt_clk_fixed_rate *fr = rt_container_of(cell, struct rt_clk_fixed_rate, cell);
rt_ofw_data(np) = &clk_fixed->clk;
}
else
{
err = -RT_EIO;
}
return err;
return fr->fixed_rate;
}
static struct rt_clk_ops fixed_clk_ops =
{
.recalc_rate = fixed_clk_recalc_rate,
};
static rt_err_t fixed_clk_probe(struct rt_platform_device *pdev)
{
rt_err_t err = RT_EOK;
struct rt_clk_fixed_rate *clk_fixed = rt_calloc(1, sizeof(*clk_fixed));
rt_err_t err;
rt_uint32_t val;
struct rt_device *dev = &pdev->parent;
struct clk_fixed *cf = rt_calloc(1, sizeof(*cf));
if (clk_fixed)
if (!cf)
{
err = fixed_clk_ofw_init(pdev, clk_fixed);
}
else
{
err = -RT_ENOMEM;
return -RT_ENOMEM;
}
if (!err)
if ((err = rt_dm_dev_prop_read_u32(dev, "clock-frequency", &val)))
{
err = rt_clk_register(&clk_fixed->clk, RT_NULL);
goto _fail;
}
cf->fcell.fixed_rate = val;
val = 0;
rt_dm_dev_prop_read_u32(dev, "clock-accuracy", &val);
cf->fcell.fixed_accuracy = val;
rt_dm_dev_prop_read_string(dev, "clock-output-names", &cf->fcell.cell.name);
cf->parent.dev = dev;
cf->parent.cells_nr = 1;
cf->parent.cells = cf->cells;
cf->cells[0] = &cf->fcell.cell;
cf->fcell.cell.ops = &fixed_clk_ops;
if ((err = rt_clk_register(&cf->parent)))
{
goto _fail;
}
if (err && clk_fixed)
{
rt_free(clk_fixed);
}
return RT_EOK;
_fail:
rt_free(cf);
return err;
}

2253
components/drivers/clk/clk.c
View File

File diff suppressed because it is too large Load Diff

205
components/drivers/include/drivers/clk.h
View File

@@ -7,6 +7,7 @@
* Date Author Notes
* 2022-11-26 GuEe-GUI first version
* 2025-01-24 wumingzi add doxygen comment
* 2024-05-01 GuEe-GUI make cell for hareware clock
*/
#ifndef __CLK_H__
@@ -30,83 +31,131 @@
#define RT_CLK_NODE_OBJ_NAME "CLKNP"
struct rt_clk;
struct rt_clk_ops;
struct rt_reset_control_node;
struct rt_clk_cell;
/**
* @brief Clk node, it is a pat of clk source or controller
* @note Defined as the array like this if the CLK have multi out clocks:
* @code{.c}
* struct XYZ_single_clk
* {
* struct rt_clk_node parent;
* ...
* };
* @brief Clock provider node - represents a hardware clock controller.
*
* struct XYZ_multi_clk
* {
* struct rt_clk_node parent[N];
* ...
* };
* @endcode
* We assume the 'N' is the max value of element in 'clock-indices' if OFW.
* A @ref rt_clk_node corresponds to one hardware clock provider in the
* system, such as a PLL controller, a clock multiplexer, or a composite
* clock block defined in the device tree.
*
* Each clock node may contain multiple hardware clock outputs, described
* as @ref rt_clk_cell structures, which represent individual leaf clocks.
*
* Members:
* - `parent` — embedded @ref rt_object header for RT-Thread object system.
* - `dev` — back-reference to the hardware device providing this clock domain.
* - `parents_clk` — optional array of parent clock handles.
* - `multi_clk` — number of clock outputs exported by this provider.
* - `cells` — list of @ref rt_clk_cell pointers representing each output.
* - `ofw_parse` — callback used to parse clock arguments from device tree
* (`#clock-cells`) and select the corresponding @ref rt_clk_cell.
* - `priv` — implementation-specific private data.
*
* Typical usage:
* 1. Define a @ref rt_clk_node describing the hardware clock controller.
* 2. Implement `ofw_parse()` to resolve device tree `phandle` arguments.
* 3. Register the node using @ref rt_clk_register().
*/
struct rt_clk_node
{
struct rt_object rt_parent;
struct rt_object parent;
rt_list_t list;
rt_list_t children_nodes;
struct rt_device *dev;
struct rt_clk_array *parents_clk;
rt_size_t multi_clk;
rt_size_t cells_nr;
struct rt_clk_cell **cells;
struct rt_clk_cell *(*ofw_parse)(struct rt_clk_node *clk_np, struct rt_ofw_cell_args *args);
void *priv;
};
#define RT_CLK_F_SET_RATE_GATE RT_BIT(0) /**< Must be gated across rate change */
#define RT_CLK_F_SET_PARENT_GATE RT_BIT(1) /**< Must be gated across re-parent */
#define RT_CLK_F_SET_RATE_PARENT RT_BIT(2) /**< Propagate rate change up one level */
#define RT_CLK_F_IGNORE_UNUSED RT_BIT(3) /**< Do not gate even if unused */
#define RT_CLK_F_SET_RATE_UNGATE RT_BIT(4) /**< Clock needs to run to set rate */
#define RT_CLK_F_IS_CRITICAL RT_BIT(5) /**< Do not gate, ever */
#define RT_CLK_F_GET_RATE_NOCACHE RT_BIT(6) /**< Do not get rate by cache */
/**
* @brief Clock cell - represents a single hardware clock element.
*
* A clk_cell is the fundamental unit of a clock tree, such as a PLL, divider,
* mux, or gate. It maintains its relationship to parent clocks using pointers,
* not lists, for lightweight hierarchy management.
*
* The 'ops' field defines hardware-specific callbacks. The framework invokes
* these during enable, disable, and rate changes.
*/
struct rt_clk_cell
{
struct rt_clk_node *clk_np;
const char *name;
const struct rt_clk_ops *ops;
struct rt_clk_node *parent;
struct rt_ref ref;
rt_uint8_t parents_nr;
union
{
const char *parent_name; /**< When parents_nr = 1 */
const char *const *parent_names;
};
rt_ubase_t rate;
rt_ubase_t min_rate;
rt_ubase_t max_rate;
rt_ubase_t rate; /**< Cached or fixed rate (not always accurate) */
struct rt_clk *clk;
struct rt_clk *parent;
rt_size_t notifier_count;
int prepare_count;
int enable_count;
rt_uint32_t flags;
void *priv;
struct rt_clk *clk;
rt_size_t multi_clk;
};
/**
* @brief Constant rate clk
* @brief Fixed-rate clock descriptor.
*
* Used for constant-frequency clocks without configurable parents or dividers.
*/
struct rt_clk_fixed_rate
{
struct rt_clk_node clk;
struct rt_clk_cell cell;
rt_ubase_t fixed_rate;
rt_ubase_t fixed_accuracy;
};
/**
* @brief Clk object, it can be clk source or controller
* @brief Clock handle - represents a consumer reference to a clock.
*
* Each consumer obtains an rt_clk instance bound to a specific clk_cell.
* The handle stores consumer-specific constraints such as min/max rate.
*/
struct rt_clk
{
struct rt_clk_node *clk_np;
struct rt_clk_cell *cell;
const char *dev_id;
const char *con_id;
const char *dev_id; /**< Device identifier using this clock */
const char *con_id; /**< Connection identifier (name) */
rt_ubase_t rate;
int prepare_count;
int enable_count;
void *fw_node;
void *priv;
rt_ubase_t min_rate;
rt_ubase_t max_rate;
};
/**
* @brief Clk array
* @brief Clock array container.
*
* Represents a group of rt_clk handles, typically used for devices that
* require multiple clock inputs.
*/
struct rt_clk_array
{
@@ -116,20 +165,23 @@ struct rt_clk_array
struct rt_clk_ops
{
rt_err_t (*init)(struct rt_clk *, void *fw_data);
rt_err_t (*finit)(struct rt_clk *);
/* API */
rt_err_t (*prepare)(struct rt_clk *);
void (*unprepare)(struct rt_clk *);
rt_bool_t (*is_prepared)(struct rt_clk *);
rt_err_t (*enable)(struct rt_clk *);
void (*disable)(struct rt_clk *);
rt_bool_t (*is_enabled)(struct rt_clk *);
rt_err_t (*set_rate)(struct rt_clk *, rt_ubase_t rate, rt_ubase_t parent_rate);
rt_err_t (*set_parent)(struct rt_clk *, struct rt_clk *parent);
rt_err_t (*set_phase)(struct rt_clk *, int degrees);
rt_base_t (*get_phase)(struct rt_clk *);
rt_base_t (*round_rate)(struct rt_clk *, rt_ubase_t drate, rt_ubase_t *prate);
rt_err_t (*prepare)(struct rt_clk_cell *cell);
void (*unprepare)(struct rt_clk_cell *cell);
rt_bool_t (*is_prepared)(struct rt_clk_cell *cell);
rt_err_t (*enable)(struct rt_clk_cell *cell);
void (*disable)(struct rt_clk_cell *cell);
rt_bool_t (*is_enabled)(struct rt_clk_cell *cell);
rt_ubase_t (*recalc_rate)(struct rt_clk_cell *cell, rt_ubase_t parent_rate);
rt_base_t (*round_rate)(struct rt_clk_cell *cell, rt_ubase_t drate, rt_ubase_t *prate);
rt_err_t (*set_rate)(struct rt_clk_cell *cell, rt_ubase_t rate, rt_ubase_t parent_rate);
rt_err_t (*set_parent)(struct rt_clk_cell *cell, rt_uint8_t idx);
rt_uint8_t (*get_parent)(struct rt_clk_cell *cell);
rt_err_t (*set_phase)(struct rt_clk_cell *cell, int degrees);
rt_base_t (*get_phase)(struct rt_clk_cell *cell);
};
struct rt_clk_notifier;
@@ -142,7 +194,10 @@ typedef rt_err_t (*rt_clk_notifier_callback)(struct rt_clk_notifier *notifier,
rt_ubase_t msg, rt_ubase_t old_rate, rt_ubase_t new_rate);
/**
* @brief Clock notifier, it containers of clock list and callback function
* @brief Clock notifier descriptor.
*
* Used to register callbacks for clock events (rate change, abort, etc).
* Each notifier is linked to a specific clock and triggered on rate changes.
*/
struct rt_clk_notifier
{
@@ -153,16 +208,14 @@ struct rt_clk_notifier
void *priv;
};
rt_err_t rt_clk_register(struct rt_clk_node *clk_np, struct rt_clk_node *parent_np);
rt_err_t rt_clk_register(struct rt_clk_node *clk_np);
rt_err_t rt_clk_unregister(struct rt_clk_node *clk_np);
rt_err_t rt_clk_notifier_register(struct rt_clk *clk, struct rt_clk_notifier *notifier);
rt_err_t rt_clk_notifier_unregister(struct rt_clk *clk, struct rt_clk_notifier *notifier);
rt_err_t rt_clk_set_parent(struct rt_clk *clk, struct rt_clk *clk_parent);
rt_err_t rt_clk_prepare(struct rt_clk *clk);
rt_err_t rt_clk_unprepare(struct rt_clk *clk);
void rt_clk_unprepare(struct rt_clk *clk);
rt_err_t rt_clk_enable(struct rt_clk *clk);
void rt_clk_disable(struct rt_clk *clk);
@@ -171,7 +224,7 @@ rt_err_t rt_clk_prepare_enable(struct rt_clk *clk);
void rt_clk_disable_unprepare(struct rt_clk *clk);
rt_err_t rt_clk_array_prepare(struct rt_clk_array *clk_arr);
rt_err_t rt_clk_array_unprepare(struct rt_clk_array *clk_arr);
void rt_clk_array_unprepare(struct rt_clk_array *clk_arr);
rt_err_t rt_clk_array_enable(struct rt_clk_array *clk_arr);
void rt_clk_array_disable(struct rt_clk_array *clk_arr);
@@ -185,12 +238,28 @@ rt_err_t rt_clk_set_max_rate(struct rt_clk *clk, rt_ubase_t rate);
rt_err_t rt_clk_set_rate(struct rt_clk *clk, rt_ubase_t rate);
rt_ubase_t rt_clk_get_rate(struct rt_clk *clk);
rt_base_t rt_clk_round_rate(struct rt_clk *clk, rt_ubase_t rate);
rt_err_t rt_clk_set_parent(struct rt_clk *clk, struct rt_clk *clk_parent);
struct rt_clk *rt_clk_get_parent(struct rt_clk *clk);
rt_err_t rt_clk_set_phase(struct rt_clk *clk, int degrees);
rt_base_t rt_clk_get_phase(struct rt_clk *clk);
rt_base_t rt_clk_round_rate(struct rt_clk *clk, rt_ubase_t rate);
struct rt_clk *rt_clk_cell_get_clk(const struct rt_clk_cell *cell, const char *con_id);
struct rt_clk *rt_clk_get_parent(struct rt_clk *clk);
rt_bool_t rt_clk_cell_is_prepared(const struct rt_clk_cell *cell);
rt_bool_t rt_clk_cell_is_enabled(const struct rt_clk_cell *cell);
rt_ubase_t rt_clk_cell_get_rate(const struct rt_clk_cell *cell);
rt_ubase_t rt_clk_cell_round_rate(struct rt_clk_cell *cell, rt_ubase_t rate);
struct rt_clk_cell *rt_clk_cell_get_parent(const struct rt_clk_cell *cell);
struct rt_clk_cell *rt_clk_cell_get_parent_by_index(const struct rt_clk_cell *cell, rt_uint8_t idx);
rt_uint8_t rt_clk_cell_get_parent_index(struct rt_clk_cell *cell);
rt_err_t rt_clk_cell_set_parent(struct rt_clk_cell *cell, struct rt_clk_cell *parent);
struct rt_clk_array *rt_clk_get_array(struct rt_device *dev);
struct rt_clk *rt_clk_get_by_index(struct rt_device *dev, int index);
@@ -203,6 +272,8 @@ struct rt_clk_array *rt_ofw_get_clk_array(struct rt_ofw_node *np);
struct rt_clk *rt_ofw_get_clk(struct rt_ofw_node *np, int index);
struct rt_clk *rt_ofw_get_clk_by_name(struct rt_ofw_node *np, const char *name);
rt_ssize_t rt_ofw_count_of_clk(struct rt_ofw_node *clk_ofw_np);
const char *rt_ofw_clk_get_parent_name(struct rt_ofw_node *np, int index);
rt_err_t rt_ofw_clk_set_defaults(struct rt_ofw_node *np);
#else
rt_inline struct rt_clk *rt_ofw_get_clk(struct rt_ofw_node *np, int index)
{
@@ -216,6 +287,14 @@ rt_inline rt_ssize_t rt_ofw_count_of_clk(struct rt_ofw_node *clk_ofw_np)
{
return 0;
}
rt_inline const char *rt_ofw_clk_get_parent_name(struct rt_ofw_node *np, int index)
{
return RT_NULL;
}
rt_inline rt_err_t rt_ofw_clk_set_defaults(struct rt_ofw_node *np)
{
return RT_EOK;
}
#endif /* RT_USING_OFW */
/*! @}*/