mirror of
https://github.com/plctlab/riscv-operating-system-mooc.git
synced 2025-12-26 17:19:04 +00:00
Because according to ISA specification: interrupts for M-mode, which is higher than U-mode, are always globally enabled regardless of the setting of the global MIE bit. We don't set mstatus.MPIE to 1 explicitly to avoid misleading people into thinking it is must-haveto-do. Signed-off-by: Wang Chen <wangchen20@iscas.ac.cn> Co-authored-by: LiuJiLan <ldc31415926@126.com>