Imagelibrary/riscv-operating-system-mooc
1
0
Fork 0
mirror of https://github.com/plctlab/riscv-operating-system-mooc.git synced 2025-12-05 23:23:26 +00:00
Code Issues Packages Projects Releases Wiki Activity
38 Commits 3 Branches 20 Tags
main
Commit Graph

3 Commits

Author SHA1 Message Date
Chen Wang
7df4ae5a19 optimize the uart get process 
Also remove the while in uart_isr. Generally unlimited loop in interrupt
handler is not recommended.

Signed-off-by: Wang Chen <unicorn_wang@outlook.com>
 2024-03-28 09:08:10 +08:00
Wang Chen
ae10d3e698 fixed some minor issues. 
- https://gitee.com/unicornx/riscv-operating-system-mooc/issues/I4QLTP
- https://gitee.com/unicornx/riscv-operating-system-mooc/issues/I4PJTQ
- https://gitee.com/unicornx/riscv-operating-system-mooc/issues/I49VW5

Signed-off-by: Wang Chen <wangchen20@iscas.ac.cn>
 2022-01-27 11:06:44 +08:00
Wang Chen
ad15280f3a initial versioin 2021-04-01 20:02:31 +08:00