mirror of
https://github.com/cccriscv/mini-riscv-os.git
synced 2025-11-16 12:34:33 +00:00
47 lines
800 B
Plaintext
47 lines
800 B
Plaintext
OUTPUT_ARCH( "riscv" )
|
|
|
|
ENTRY( _start )
|
|
|
|
MEMORY
|
|
{
|
|
ram (wxa!ri) : ORIGIN = 0x80000000, LENGTH = 128M
|
|
}
|
|
|
|
PHDRS
|
|
{
|
|
text PT_LOAD;
|
|
data PT_LOAD;
|
|
bss PT_LOAD;
|
|
}
|
|
|
|
SECTIONS
|
|
{
|
|
.text : {
|
|
PROVIDE(_text_start = .);
|
|
*(.text.init) *(.text .text.*)
|
|
PROVIDE(_text_end = .);
|
|
} >ram AT>ram :text
|
|
|
|
.rodata : {
|
|
PROVIDE(_rodata_start = .);
|
|
*(.rodata .rodata.*)
|
|
PROVIDE(_rodata_end = .);
|
|
} >ram AT>ram :text
|
|
|
|
.data : {
|
|
. = ALIGN(4096);
|
|
PROVIDE(_data_start = .);
|
|
*(.sdata .sdata.*) *(.data .data.*)
|
|
PROVIDE(_data_end = .);
|
|
} >ram AT>ram :data
|
|
|
|
.bss :{
|
|
PROVIDE(_bss_start = .);
|
|
*(.sbss .sbss.*) *(.bss .bss.*)
|
|
PROVIDE(_bss_end = .);
|
|
} >ram AT>ram :bss
|
|
|
|
PROVIDE(_memory_start = ORIGIN(ram));
|
|
PROVIDE(_memory_end = ORIGIN(ram) + LENGTH(ram));
|
|
}
|