Files
binutils-gdb/include
jiawei de83e5142d RISC-V: Add instructions and operand set for z[fdq]inx
Reuse float instructions in INSN_CLASS_F/D/Q, use riscv_subset_supports to
verify if z*inx enabled and use gpr instead of fpr when z*inx is enable.

bfd/ChangeLog:

* elfxx-riscv.c (riscv_multi_subset_supports): Added support for
  z*inx extension.

gas/ChangeLog:

* config/tc-riscv.c (riscv_ip): Added register choice for z*inx.

include/ChangeLog:

* opcode/riscv.h (enum riscv_insn_class): Reused INSN_CLASS_* for z*inx.

opcodes/ChangeLog:

* riscv-dis.c (riscv_disassemble_insn): Added disassemble check for
  z*inx.
* riscv-opc.c: Reused INSN_CLASS_* for z*inx.

Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com>
2021-11-18 14:43:23 +08:00
..
2021-03-31 10:49:23 +10:30
2021-05-14 00:41:05 -04:00
2021-11-16 01:13:39 -05:00
2021-07-08 18:14:31 -07:00
2016-01-01 22:59:17 +10:30
2017-01-02 13:55:05 +10:30
2018-01-03 17:49:42 +10:30
2019-01-01 21:25:40 +10:30
2020-01-01 18:12:08 +10:30
2021-01-01 10:31:02 +10:30
2012-12-10 12:48:03 +00:00
2021-10-24 21:36:31 +10:30
2021-05-07 11:17:11 +01:00
2021-09-02 13:48:21 +09:30