mirror of
https://github.com/bminor/binutils-gdb.git
synced 2025-12-05 15:15:42 +00:00
LoongArch: Fix loongarch32 test fails
Regenerated macro_op_32.d and add skip loongarch64-*-*. gas/ChangeLog: * testsuite/gas/loongarch/macro_op_32.d: Regenerated. ld/ChangeLog: * testsuite/ld-loongarch-elf/macro_op_32.d: Regenerated.
This commit is contained in:
committed by
liuzhensong
parent
630e5a235e
commit
fda507e61c
@@ -7,19 +7,19 @@
|
|||||||
|
|
||||||
Disassembly of section .text:
|
Disassembly of section .text:
|
||||||
|
|
||||||
00000000.* <.text>:
|
00000000.* <.L1>:
|
||||||
[ ]+0:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
[ ]+0:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
||||||
[ ]+4:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
[ ]+4:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
||||||
[ ]+8:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
[ ]+8:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
||||||
[ ]+c:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
[ ]+c:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
||||||
[ ]+10:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+10:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+10:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+10:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+14:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+14:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+14:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+14:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+18:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+18:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+18:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+18:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+1c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+1c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+1c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+1c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+20:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+20:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+20:[ ]+R_LARCH_PCALA_HI20[ ]+.text
|
[ ]+20:[ ]+R_LARCH_PCALA_HI20[ ]+.text
|
||||||
[ ]+24:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+24:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
@@ -34,9 +34,9 @@ Disassembly of section .text:
|
|||||||
[ ]+34:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+34:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+34:[ ]+R_LARCH_PCALA_LO12[ ]+.text
|
[ ]+34:[ ]+R_LARCH_PCALA_LO12[ ]+.text
|
||||||
[ ]+38:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+38:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+38:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+38:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+3c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+3c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+3c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+3c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+40:[ ]+14000004[ ]+lu12i.w[ ]+\$a0,[ ]+0
|
[ ]+40:[ ]+14000004[ ]+lu12i.w[ ]+\$a0,[ ]+0
|
||||||
[ ]+40:[ ]+R_LARCH_TLS_LE_HI20[ ]+TLS1
|
[ ]+40:[ ]+R_LARCH_TLS_LE_HI20[ ]+TLS1
|
||||||
[ ]+44:[ ]+03800084[ ]+ori[ ]+\$a0,[ ]+\$a0,[ ]+0x0
|
[ ]+44:[ ]+03800084[ ]+ori[ ]+\$a0,[ ]+\$a0,[ ]+0x0
|
||||||
|
|||||||
@@ -7,19 +7,19 @@
|
|||||||
|
|
||||||
Disassembly of section .text:
|
Disassembly of section .text:
|
||||||
|
|
||||||
00000000.* <.text>:
|
00000000.* <.L1>:
|
||||||
[ ]+0:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
[ ]+0:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
||||||
[ ]+4:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
[ ]+4:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
||||||
[ ]+8:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
[ ]+8:[ ]+00150004[ ]+move[ ]+\$a0,[ ]+\$zero
|
||||||
[ ]+c:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
[ ]+c:[ ]+02bffc04[ ]+addi.w[ ]+\$a0,[ ]+\$zero,[ ]+-1\(0xfff\)
|
||||||
[ ]+10:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+10:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+10:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+10:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+14:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+14:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+14:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+14:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+18:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+18:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+18:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+18:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+1c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+1c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+1c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+1c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+20:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+20:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+20:[ ]+R_LARCH_PCALA_HI20[ ]+.text
|
[ ]+20:[ ]+R_LARCH_PCALA_HI20[ ]+.text
|
||||||
[ ]+24:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+24:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
@@ -34,9 +34,9 @@ Disassembly of section .text:
|
|||||||
[ ]+34:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+34:[ ]+02800084[ ]+addi.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+34:[ ]+R_LARCH_PCALA_LO12[ ]+.text
|
[ ]+34:[ ]+R_LARCH_PCALA_LO12[ ]+.text
|
||||||
[ ]+38:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
[ ]+38:[ ]+1a000004[ ]+pcalau12i[ ]+\$a0,[ ]+0
|
||||||
[ ]+38:[ ]+R_LARCH_GOT_PC_HI20[ ]+.text
|
[ ]+38:[ ]+R_LARCH_GOT_PC_HI20[ ]+.L1
|
||||||
[ ]+3c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
[ ]+3c:[ ]+28800084[ ]+ld.w[ ]+\$a0,[ ]+\$a0,[ ]+0
|
||||||
[ ]+3c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.text
|
[ ]+3c:[ ]+R_LARCH_GOT_PC_LO12[ ]+.L1
|
||||||
[ ]+40:[ ]+14000004[ ]+lu12i.w[ ]+\$a0,[ ]+0
|
[ ]+40:[ ]+14000004[ ]+lu12i.w[ ]+\$a0,[ ]+0
|
||||||
[ ]+40:[ ]+R_LARCH_TLS_LE_HI20[ ]+TLS1
|
[ ]+40:[ ]+R_LARCH_TLS_LE_HI20[ ]+TLS1
|
||||||
[ ]+44:[ ]+03800084[ ]+ori[ ]+\$a0,[ ]+\$a0,[ ]+0x0
|
[ ]+44:[ ]+03800084[ ]+ori[ ]+\$a0,[ ]+\$a0,[ ]+0x0
|
||||||
|
|||||||
Reference in New Issue
Block a user